Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Best way to interface my CPU

Hello, I am wondering what is the best way to interface my 32-bit RISC CPU. I need to interface it with the sdram memory, the flash memory, and possibly the sram memory. I will also need to dedicate ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

I have a doubt about your reset signal. I think it needs to end with _n if you want to use an active low signal, or else QSys will think it is an active high signal and will keep your "resetn" signal at 0 during the whole time. Try to rename it reset_n, or more simply to call it reset and use an '1' value in the if.

Did you try to put some Signaltap probes to see if your slave was accessed?