Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Best way to force extra pad delay?

Hi, I am using TimeQuest, I have two signals CLK and CS_L both driven off the same clock that go to ports on the chip. I have them constrained to force CS_L to be delayed 1.5 nsec from CLK. TimeQu...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

If you want to pursue your current approach, try adding a (* keep *) attribute before your inverted signal declarations. This should keep the compiler from optimizing them away:

(* keep = 1 *)

wire invert1;

(* keep = 1 *)

wire invert2;

Jake