Altera_ForumHonored Contributor13 years agoBest way to code a clock divider? Hello, I have to divide a clock input signal by 2048. I was wondering which method was the best to implement this divider in a FPGA. I know that we can use either a counter or just some flip-fl...Show Moremultiple-attachments.zip1 KB
Altera_ForumHonored Contributor13 years agoThank you very much, Only one small process to do the job, wonderful!
Recent DiscussionsTiming analysis - long combinational pathQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerDuplicate_hierarchy_depth / duplicate_registerAutomatically added negative node for TDS output doesn't work with Agilex 5Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG