Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Best power reduction approach when idle

Hi lets say I have a relatively large block of logic (> 1K LE) that is can be idle part of the time, because the outputs are ignored. what is the best way the reduce the power consumed by thi...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

--- Quote Start ---

Tricky, from what I understand from you, sync reset will takes extra LEs? linearly proportional to the number of signals with a reset value?

--- Quote End ---

Yes an no. Most LEs wont have the all 4 (or 6 for newer devices) inputs used, so the sreset will just become another input to the LUT.