Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

[B]ERROR:object "std_logic_signed" is used but not declared[/B]

hi there, I'm VHDL beginner working on a Filter code, which is shown below and i'm getting the error as "error (10482): vhdl error at fir.vhd(17): object "std_logic_signed" is used but not declar...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

--- Quote Start ---

i have a doubt, you removed arth.all library does my compiler understand the 8-bit signed multiplication i'm trying to perform in my code ? or is there any other library where the 8-bit signed multiplication is defined ?

--- Quote End ---

Looks like its in the numeric_std library:

http://www.eda.org/rassp/vhdl/models/standards/numeric_std.vhd

Simulate and test :)

Cheers,

Dave