Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Barrier State Buffer Implementation

Page 68 of this tutorial (http://tcfpga.org/fpga2013/opencl_tutorial.pdf) says that barriers buffer live variables of work-items. What memory is this buffer implemented in? Does it use block RAMs?
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

It'll typically be on-chip memory blocks. These buffers allow for more work-groups to be scheduled so that the compute unit can continue filling up with work to do while threads are temporarily stalled at the barrier.