Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

automatic firmware revision for VHDL

Dear Experts, i'd like to introduce to my design one register containing a firmware revision. Very probably the firmware revision would be a data when the VHDL code was checked out from the CV...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Small bug repair:

replace: 


    set cmd "cvs log ${file_name}"

by 


    set cmd "cvs status ${file_name}"

and line 


	if {  } {

by 


	if {  } {

Otherwise for branched code you will not get correct output.