Forum Discussion
Altera_Forum
Honored Contributor
16 years agoauto gated clock conversion help
I am trying to implement some ASIC code in an FPGA, and unfortunately the code has gated clocks. Because of the huge clock skew problems this causes I was hoping to use the Auto Gated Clock Conversio...
Altera_Forum
Honored Contributor
16 years agoThanks for your help and advice, Rysc.
Does anyone out there know if there are any tricks to using the Auto Gated Clock Conversion option? Any help would be appreciated. Thanks!