Forum Discussion
Altera_Forum
Honored Contributor
12 years agoNeither the Nios cpu not the Avalon bus have support for atomic read-modify-write cycles.
Not only that there is also no data cache snooping. So you'll have to try a lot harder to synchronise between different masters.