Altera_ForumHonored Contributor8 years agoAsynchronous Data Pulse Acquisition Hi altera gurus, First time poster here. I've been teaching myself about writing VHDL, timing analysis, and test benches over the past few months while making a customized DSP application ...Show More
Recent DiscussionsTiming analysis - long combinational pathAutomatically added negative node for TDS output doesn't work with Agilex 5Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SGDuplicate_hierarchy_depth / duplicate_registerQuartusPro 25.3 Crashed after using the Signal Tap Logic Analyzer