Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Asynchronous clocks in Quartus

Im trying to model ATA device interface unsing DE1 with Cyclone II on board.PIO modes seams to be book example of asynchronous memory read write - there is asynchronous signal which enables data. ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

It's often necessary to use additional external clocks in designs, and it's not always possible to assign dedicated clock inputs for these signals. Serial or parallel slave interfaces are a typical example.

You can expect reliable operation of these design parts, but making the data cross the clock domains consistently requires some effort.