Async IO Constraints

Hello, I need some guidance in figuring out how to specify my IO constraints. I have a CPU mapping the FPGA as a memory device. The CPU provides these signals: address - CPU --> FPGA re...