Async FIFO to solve tricky issue with a funky input clock?

count on input clock (a feedback adder) but subtract from outer loop either zero or 1 depending on the value coming from system counter:

system counter counts 0~4 (500 microsec), at count 4 it outputs a pulse for one clock period, this pulse is passed through fifo to subtractor.