assignments.

If q is a std_(u)logic_vector, you can write

--- Quote Start ---

q <= "1001";

--- Quote End ---

which type is your variable ? maybe you have to "transtype", for exemple

--- Quote Start ---

q <= std_logic_vector(variable);

--- Quote End ---

if variable is unsigned(3 downto 0).

Your 'reset' seems to be active low (when its value is '0', the reset is active), because of voltage controller and/or (in your case) push button usually sets to 0.

In an other way, you probably have a reset_n button.

++

You could do a couple of things, either:

a) Make q an intager, not a STD_LOGIC type, ie.

SIGNAL q : INTEGER;

and then

q <= 0;

...to reset it. Or:

b) Use a conversion function:

q <= CONV_STD_LOGIC_VECTOR (variable, 4);

...'4 being the width of vector you want to convert to.

thanks for the reply guys. I am running into one problem now that is stopping my program from working.

In std_ulogic_vector ...quartus 2 does not understand the operator +. here is a sample of my code:

IF (q_one="1001" and q_ten="1001") THEN
       q_one <= "0000";
       q_ten <= "0000";
ELSE
	q_one <= q_one + "0001";
END IF;
						
IF (q_one=10) THEN
	q_ten <= q_ten + "0001";
	q_one <="0000";
END IF;	

i want to increment q_ten and q_one by 1. this was working when they were integer types but then I couldnt use, the q_ten <= (others => '0'); code it is too much work for me to change the type ...unless i do conv function, but how can i correct this in the easiest way?

hey actually i fixed it. I changed my inputs and outputs to type 'unsigned'. and everything is fine now.

but i still dont truly understand the differences between types.

how is std_logic superior to unsigned when it cant be assigned integers where unsigned can take both integer and binary?

Use

library IEEE;

use IEEE.std_logic_1164.all;

--- Quote Start ---

Les bibliothèques std_logic_arith, std_logic_signed et std_logic_unsigned, malgré leur nom, ne sont pas normalisées par l'IEEE et leur utilisation est fortement déconseillée. En effet, il est préférable de préciser explicitement le type de chaque vecteur sur lequel on fait une opération (SIGNED ou UNSIGNED) de manière à specifier son traitement arithmétique. Le comportement des opérations sur les types STD_LOGIC_VECTOR sera différent selon la bibliothèque appelée, ce qui rend leur utilisation hasardeuse.

--- Quote End ---

(Sorry it's french)

To resume, use unsigned or signed for arithmetic operations

Use

library IEEE;

use IEEE.std_logic_1164.all;

integer signals must be bounded if employed.

use integer for generic parameters.

Use sdt_logic, std_logic_vector for entity ports. compatibility reason.

--- Quote Start ---

In std_ulogic_vector ...quartus 2 does not understand the operator +. here is a sample of my code:

--- Quote End ---

Add these lines in your code:

use ieee.std_logic_unsigned.all;

use ieee.std_logic_arith.all;

It may help&#12289;

Good luck.

--- Quote Start ---

Add these lines in your code:

use ieee.std_logic_unsigned.all;

use ieee.std_logic_arith.all;

It may help&#12289;

Good luck.

--- Quote End ---

With this lines, You have in mind that quartus will interpret std_(u)logic_vector as unsigned

I would use IEEE.numeric_std.all;

This is a proper standard IEEE library. The std_logic_signed / unsigned and std_logic_arith are not standard packages - Mentor and Synopsis have different implementations. The packages are just naughtily compiled into the IEEE library.