Forum Discussion

MMavi's avatar
MMavi
Icon for New Contributor rankNew Contributor
6 years ago

Assembler does not generate programming files when it run in the compilation flow

Hi, I have a project that assembler does not generate programming files when it runs in the compilation flow and gives a warning that says "Can't generate programming files for the project because t...
MMavi's avatar
MMavi
Icon for New Contributor rankNew Contributor
6 years ago

​Hi,

I created a small Project that replicates the issue. I am sharing it in this thread.

Regards.

Mehdi

JoanneSinY_L_Intel's avatar
JoanneSinY_L_Intel
Icon for Occasional Contributor rankOccasional Contributor
6 years ago

Hi,

I am able to solve the warning and generate out the programming file by specify the verilog path for the file in QSF file

set_global_assignment -name VERILOG_FILE ipcores/gxb_txsample_2xhd.v

set_global_assignment -name VERILOG_FILE ipcores/hdsdi_insert_ln.v

set_global_assignment -name VERILOG_FILE ipcores/sdi_clocks.v

set_global_assignment -name VERILOG_FILE ipcores/sdi_scrambler.v

set_global_assignment -name VERILOG_FILE ipcores/fifo_4x20.v

set_global_assignment -name VERILOG_FILE ipcores/sdi_trsmatch.v

set_global_assignment -name VERILOG_FILE ipcores/sdi_megacore_top.v

set_global_assignment -name VERILOG_FILE ipcores/sdi_tr_gxb_interface.v

set_global_assignment -name VERILOG_FILE ipcores/hdsdi_crc.v

Could you try and see and tell me the outcomes?

Regards

Joanne

  • MMavi's avatar
    MMavi
    Icon for New Contributor rankNew Contributor
    6 years ago

    Hi,

    It worked. Also I specify the paths in .qip file of the SDI IP to not overcrowd the files tab.

    Thank you.

    Regards,

    Mehdi