Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

'artefacts' from previous builds remain in netlist (RTL) viewer

original post below, first, the answer I found To force a completely clean build, go into the root of the project directory and delete the folders ' db ' and ' incremental_db' There is act...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

I'm also having problems with Quartus 11 SP2 caused from previous builds, but in my case it isn't the RTL viewer, it't the actual generated image that has bugs on some internal IPs. So far I've had problems with the single clock FIFO when using registers instead of RAM, and the SGDMA writing back its descriptor at a wrong address.

It is very hard to reproduce, and each time it is solved by entirely deleting the db and incremental_db folders. I'm also looking for a better way to do this, and ensure each build is clean. Disabling smart compile and incremental compile isn't enough.