Forum Discussion
Altera_Forum
Honored Contributor
12 years agoVHDL is very specific when it comes to using types.
Rather than defining a new type in your second component, i.e., sub_RAM_integer_array, use the type RAM_integer_array from your package, since that is what is returned when indexing into the array. Cheers, Dave