Altera_ForumHonored Contributor9 years agoArrays - detect signal changes and simulate in Modelsim I have two problems with a 1-d array I'm using. The array's cells are 64 bit vectors. Declaration: package my_pack is type commands_array is array (natural range <>) of std_logic_vecto...Show More
Altera_ForumHonored Contributor9 years agoPlease see edit, I still have problems simulating the design. Thank you!
Recent DiscussionsQuartus Prime Pro 26.1 - Where to find Documentation of new Signaltap featuresError (292014): Can't find valid feature line for core SLL_CA_HBC_T001_Hyperbus_Memory_Controller_10Agilex 5 – Critical HSSI Error in JESD204B Example DesignQuartus did not startQuartus Prim Pro: "Fatal Error: Segment Violation, Access Violation"