ARRAY with a dynamic range

You cannot resize an array inside FPGA logic - it makes no sense - you cannot add or remove resources while a design is running.

If this is for testbenching ONLY, you can create dynamic arrays using access types - but from your design example, you seem to want an implementable design.

Your array needs to be sized for the worst case possible, and then assign the parts of the array you need at any given time.