Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Any ALTLVDS gurus out there?

I have two non-GX alteras (Stratix II & Stratix IV) between which I need to sling some data. Each device has it's own clock domain, and I only have a one bit connection between the two. What's the ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

You can control an Altera PLL frequency. The ALTLVDS component needs to be instantiated with its external PLL option enabled. You then need to instantiate the external PLL. That PLL can then be controlled via the ALTPLL_RECONFIG megafunction.

I haven't implemented something like this though, so can't comment on how much of a pain it will be, but it is possible.

If only you had a clock between those two FPGAs, eh!

Cheers,

Dave