Forum Discussion

Honored Contributor

8 years ago

An issue about compiling the OpenCL to FPGA

Hi, I met an issue about compiling the OpenCL HelloWorld/Vector_add code to FPGA. Quartus Prime can offload the VHDL code into the FPGA board but the OpenCL SDK and compiler can not progra...

Altera_Forum

Honored Contributor

8 years ago

Another user reported a similar issue here (http://www.alteraforum.com/forum/showthread.php?t=56531). This seems like a compatibility issue between the BSP and Quartus. If you are using Terasic's v16.1 BSP, I recommend contacting their support since their BSP could be broken.

Forum Discussion

An issue about compiling the OpenCL to FPGA

Recent Discussions

Is Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device?

Timing analysis - long combinational path

QuartusPro 25.3 Crashed after using the Signal Tap Logic Analyzer

Duplicate_hierarchy_depth / duplicate_register

Automatically added negative node for TDS output doesn't work with Agilex 5