Forum Discussion
Altera_Forum
Honored Contributor
17 years agothis HDL file is encrypted. you should make sure you generate your FIR with the generate simulation model option checked and compile that for your simulation. if you're using VHDL the file will be <FIR instance name>.vho
you could also do a gate level rather than RTL simulation but that would be slow.