Forum Discussion
Altera_Forum
Honored Contributor
11 years agoYour file compiled fine in ModelSim. Make sure you are compiling your file as SystemVerilog (use .sv extension).
Your file compiled fine in ModelSim. Make sure you are compiling your file as SystemVerilog (use .sv extension).