ALTPLL Megafunction simulation error

Question

Hello All,

I am trying to simulate Altera_soft_LVDS megafunction using external PLL using ALTPLL megafunction. If I start simulation in Modelsim tool I am getting this type of errors in transcript

# ** Error: (vsim-10000) D:/VISH_WORKSPACE/Projects/Waveform_Generator/LVDS/pll_alt.v(110): Unresolved defparam reference to 'altpll_component' in altpll_component.bandwidth_type.# # Region: /lvds_transmitter/DUT_2# ** Error: (vsim-10000) D:/VISH_WORKSPACE/Projects/Waveform_Generator/LVDS/pll_alt.v(111): Unresolved defparam reference to 'altpll_component' in altpll_component.clk0_divide_by.# # Region: /lvds_transmitter/DUT_2# ** Error: (vsim-10000) D:/VISH_WORKSPACE/Projects/Waveform_Generator/LVDS/pll_alt.v(112): Unresolved defparam reference to 'altpll_component' in altpll_component.clk0_duty_cycle.# # Region: /lvds_transmitter/DUT_2# ** Error: (vsim-10000) D:/VISH_WORKSPACE/Projects/Waveform_Generator/LVDS/pll_alt.v(113): Unresolved defparam reference to 'altpll_component' in altpll_component.clk0_multiply_by.# # Region: /lvds_transmitter/DUT_2# ** Error: (vsim-10000) D:/VISH_WORKSPACE/Projects/Waveform_Generator/LVDS/pll_alt.v(114): Unresolved defparam reference to 'altpll_component' in altpll_component.clk0_phase_shift.# # Region: /lvds_transmitter/DUT_2# ** Error: (vsim-10000) D:/VISH_WORKSPACE/Projects/Waveform_Generator/LVDS/pll_alt.v(115): Unresolved defparam reference to 'altpll_component' in altpll_component.clk1_divide_by.# # Region: /lvds_transmitter/DUT_2# ** Error: (vsim-10000) D:/VISH_WORKSPACE/Projects/Waveform_Generator/LVDS/pll_alt.v(116): Unresolved defparam reference to 'altpll_component' in altpll_component.clk1_duty_cycle.# # Region: /lvds_transmitter/DUT_2# ** Error: (vsim-10000) D:/VISH_WORKSPACE/Projects/Waveform_Generator/LVDS/pll_alt.v(117): Unresolved defparam reference to 'altpll_component' in altpll_component.clk1_multiply_by.# # Region: /lvds_transmitter/DUT_2# ** Error: (vsim-10000) D:/VISH_WORKSPACE/Projects/Waveform_Generator/LVDS/pll_alt.v(118): Unresolved defparam reference to 'altpll_component' in altpll_component.clk1_phase_shift.# # Region: /lvds_transmitter/DUT_2# ** Error: (vsim-10000) D:/VISH_WORKSPACE/Projects/Waveform_Generator/LVDS/pll_alt.v(119): Unresolved defparam reference to 'altpll_component' in altpll_component.compensate_clock.# # Region: /lvds_transmitter/DUT_2# ** Error: (vsim-10000) D:/VISH_WORKSPACE/Projects/Waveform_Generator/LVDS/pll_alt.v(120): Unresolved defparam reference to 'altpll_component' in altpll_component.inclk0_input_frequency.# # Region: /lvds_transmitter/DUT_2# ** Error: (vsim-10000) D:/VISH_WORKSPACE/Projects/Waveform_Generator/LVDS/pll_alt.v(121): Unresolved defparam reference to 'altpll_component' in altpll_component.intended_device_family.# # Region: /lvds_transmitter/DUT_2# ** Error: (vsim-10000) D:/VISH_WORKSPACE/Projects/Waveform_Generator/LVDS/pll_alt.v(122): Unresolved defparam reference to 'altpll_component' in altpll_component.lpm_hint.# # Region: /lvds_transmitter/DUT_2# ** Error: (vsim-10000) D:/VISH_WORKSPACE/Projects/Waveform_Generator/LVDS/pll_alt.v(123): Unresolved defparam reference to 'altpll_component' in altpll_component.lpm_type.# # Region: /lvds_transmitter/DUT_2# ** Error: (vsim-10000) D:/VISH_WORKSPACE/Projects/Waveform_Generator/LVDS/pll_alt.v(124): Unresolved defparam reference to 'altpll_component' in altpll_component.operation_mode.# # Region: /lvds_transmitter/DUT_2# ** Error: (vsim-10000) D:/VISH_WORKSPACE/Projects/Waveform_Generator/LVDS/pll_alt.v(125): Unresolved defparam reference to 'altpll_component' in altpll_component.pll_type.# # Region: /lvds_transmitter/DUT_2# ** Error: (vsim-10000) D:/VISH_WORKSPACE/Projects/Waveform_Generator/LVDS/pll_alt.v(126): Unresolved defparam reference to 'altpll_component' in altpll_component.port_activeclock.# # Region: /lvds_transmitter/DUT_2# ** Error: (vsim-10000) D:/VISH_WORKSPACE/Projects/Waveform_Generator/LVDS/pll_alt.v(127): Unresolved defparam reference to 'altpll_component' in altpll_component.port_areset.

altera_forum · Answer

hello vish2648  I have faced the same problem with you. &amp;#65321;&amp;#12288;&amp;#65364;&amp;#65352;&amp;#65353;&amp;#65358;&amp;#65355;&amp;#12288;&amp;#65369;&amp;#65359;&amp;#65365;&amp;#12288;&amp;#65345;&amp;#65356;&amp;#65363;&amp;#65359;&amp;#12288;&amp;#65365;&amp;#65363;&amp;#65349;&amp;#12288;&amp;#65364;&amp;#65352;&amp;#65349;&amp;#12288;&amp;#65356;&amp;#65353;&amp;#65346;&amp;#65362;&amp;#65345;&amp;#65362;&amp;#65369;&amp;#12288;&amp;#65353;&amp;#65358;&amp;#12288;&amp;#65357;&amp;#65359;&amp;#65348;&amp;#65349;&amp;#65356;&amp;#65363;&amp;#65353;&amp;#65357;&amp;#65294;&amp;#65288;&amp;#65315;&amp;#65359;&amp;#65357;&amp;#65360;&amp;#65353;&amp;#65356;&amp;#65349;-&gt;StartSimulation Windows: In "Design" choose the tb file; In "Libraries" SearchLibraries-&gt;add: add the suitable library-&gt; OK&amp;#65289;  &amp;#65332;&amp;#65352;&amp;#65353;&amp;#65363;&amp;#12288;&amp;#65360;&amp;#65362;&amp;#65359;&amp;#65346;&amp;#65356;&amp;#65349;&amp;#65357;&amp;#12288;&amp;#65357;&amp;#65345;&amp;#65369;&amp;#12288;&amp;#65346;&amp;#65349;&amp;#12288;&amp;#65347;&amp;#65345;&amp;#65365;&amp;#65363;&amp;#65349;&amp;#65348;&amp;#12288;&amp;#65367;&amp;#65352;&amp;#65349;&amp;#65358;&amp;#12288;verilog is &amp;#65365;&amp;#65363;&amp;#65349;d&amp;#12288;&amp;#12288;&amp;#65353;&amp;#65358;&amp;#12288;&amp;#65364;&amp;#65352;&amp;#65349;&amp;#12288;&amp;#65321;&amp;#65328;&amp;#12288;&amp;#65346;&amp;#65365;t&amp;#12288;&amp;#65364;&amp;#65352;&amp;#65349;&amp;#12288;&amp;#65334;&amp;#65320;&amp;#65316;&amp;#65324;&amp;#12288;&amp;#65356;&amp;#65353;&amp;#65346;&amp;#65362;&amp;#65345;&amp;#65362;&amp;#65369; is choosed&amp;#65294;&amp;#12288;  &amp;#65350;&amp;#65359;&amp;#65362;&amp;#12288;&amp;#65349;&amp;#65368;&amp;#65345;&amp;#65357;&amp;#65360;&amp;#65356;&amp;#65349;&amp;#12288;&amp;#65356;&amp;#65353;&amp;#65346;&amp;#65362;&amp;#65345;&amp;#65362;&amp;#65369;&amp;#12288;&amp;#65345;&amp;#65356;&amp;#65364;&amp;#65349;&amp;#65362;&amp;#65345;&amp;#65306;&amp;#12288;&amp;#65345;&amp;#65356;&amp;#65364;&amp;#65349;&amp;#65362;&amp;#65345;&amp;#12288;&amp;#65353;&amp;#65363;&amp;#12288;&amp;#65334;&amp;#65320;&amp;#65316;&amp;#65324;&amp;#12288;&amp;#65356;&amp;#65353;&amp;#65346;&amp;#65362;&amp;#65345;&amp;#65362;&amp;#65369;   &amp;#12288;&amp;#12288;&amp;#12288;&amp;#12288;&amp;#12288;&amp;#12288;&amp;#12288;&amp;#12288;&amp;#12288;&amp;#12288;&amp;#12288;&amp;#12288;&amp;#12288;&amp;#12288;&amp;#12288;&amp;#12288;&amp;#12288;&amp;#12288;&amp;#12288;&amp;#12288;&amp;#12288;&amp;#65345;&amp;#65356;&amp;#65364;&amp;#65349;&amp;#65362;&amp;#65345;_&amp;#65366;&amp;#65349;&amp;#65362;(*_ver)&amp;#12288;&amp;#65353;&amp;#65363;&amp;#12288;&amp;#65366;&amp;#65349;&amp;#65362;&amp;#65353;&amp;#65356;&amp;#65359;&amp;#65351;&amp;#12288;&amp;#65356;&amp;#65353;&amp;#65346;&amp;#65362;&amp;#65345;&amp;#65362;&amp;#65369;&amp;#65294;  &amp;#65332;&amp;#65352;&amp;#65359;&amp;#65365;&amp;#65351;&amp;#65352;&amp;#12288;&amp;#65353;&amp;#65364;&amp;#12288;&amp;#65353;&amp;#65363;&amp;#12288;&amp;#65364;&amp;#65359;&amp;#65359;&amp;#12288;&amp;#65356;&amp;#65345;&amp;#65364;&amp;#65349;&amp;#12288;&amp;#65364;&amp;#65359;&amp;#12288;&amp;#65367;&amp;#65362;&amp;#65353;&amp;#65364;&amp;#65349;&amp;#12288;&amp;#65346;&amp;#65345;&amp;#65347;&amp;#65355;&amp;#12288;&amp;#65364;&amp;#65359;&amp;#12288;&amp;#65369;&amp;#65359;&amp;#65365;&amp;#65294;  &amp;#65335;&amp;#65353;&amp;#65363;&amp;#65352;&amp;#12288;&amp;#65369;&amp;#65359;&amp;#65365;&amp;#12288;&amp;#65363;&amp;#65359;&amp;#65356;&amp;#65366;&amp;#65349;&amp;#12288;&amp;#65364;&amp;#65352;&amp;#65353;&amp;#65363;&amp;#12288;&amp;#65360;&amp;#65362;&amp;#65359;&amp;#65346;&amp;#65356;&amp;#65349;&amp;#65357;&amp;#65294;  &amp;#65318;&amp;#65359;&amp;#65362;&amp;#65351;&amp;#65353;&amp;#65366;&amp;#65349;&amp;#12288;&amp;#65357;&amp;#65349;&amp;#12288;&amp;#65364;&amp;#65352;&amp;#65349;&amp;#12288;&amp;#65360;&amp;#65359;&amp;#65359;&amp;#65362;&amp;#12288;&amp;#65317;&amp;#65358;&amp;#65351;&amp;#65356;&amp;#65353;&amp;#65363;&amp;#65352;&amp;#65294;  &amp;#65325;&amp;#65369;&amp;#65369;&amp;#12288;

altera_forum · Answer

it helps. thanks!

Forum Discussion

ALTPLL Megafunction simulation error

2 Replies

Recent Discussions

Quartus Prime Pro 25.3 Fitter Crash

How-to generate dual-port (read/write) RAM with clock enables

Failing IO buffer

Error:invalid command name "Quartus"

Ql 25.1 std Lite version Questa starter FPGA Alteral edition 64 2025.3