Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Alternative to weak pull-up for I/O during configuration?

Hello, I've got the following problem: I use a Cyclone II FPGA in a complex design. Some User I/Os are connected to npn transistors. The problem is, that during configuration thru an epc...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

--- Quote Start ---

Bus-hold hasn't a defined initial level, it would be unacceptable for many applications.

--- Quote End ---

I am talking at POR & config time, before user mode. Why you would care at all about a defined level before user mode?