Alternative to weak pull-up for I/O during configuration?

Hello, I've got the following problem: I use a Cyclone II FPGA in a complex design. Some User I/Os are connected to npn transistors. The problem is, that during configuration thru an epc...