Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Altera Monitor Program compile errors

I have followed the suggestion, re-installing my NIOS II EDS and Quartus II 9.0 to another path which contains no space. Then I tried to compile and load the c file again, I got the following new err...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

--- Quote Start ---

Did you configure the FPGA board first, with the Quartus programmer?

--- Quote End ---

Hi, yes I did program the FPGA Cyclone II first, using the generated file light_time_limit.sof (it is though strange that why is there a "_time_limit" at the back of the file since my project name is just "light"). Is it due to the abnormal .sof file?

I am using the manual which is written for Quartus II 5.0; however, I am using Quartus II 9.0, it is said the any version higher than 5.0 should work properly. But there are several difference indeed, I am wondering if it is because of the different versions of software that I am using?

thank you