Forum Discussion
Altera_Forum
Honored Contributor
9 years agoaltera_attribute for regional_clock
I am using a PLL and want to make sure (in VHDL) that the outputs of the PLL go to regional clock networks. Due to the PLL being an IP I can not add attributes to the rtl of the PLL. Thus I try to ad...
Altera_Forum
Honored Contributor
9 years agoYes, manually edit your .qsf or use the Global Signal assignment in the Assignment Editor.