NJOUB1New Contributor7 years agoALTASMI_PARALLEL in full synchro design. Can I use the same clock and edge (rising edge ) for clkin and the rest of the design?
Recent DiscussionsPerpetual license Quartus II doesn't allow to build Cyclone V devices anymore.Quartus Eda_Writer keeps crashingFailing IO bufferFloating point operation on Cyclone 10 GXQuartus/Signaltap complains about wrong version
New Contributor
