Altera_ForumHonored Contributor10 years agoAlarm clock code for verilog cannot compile Hi, the attached file is the code that I created for alarm clock school project It keeps giving me the error 'near "end": syntax error, unexpected end'. I have tried many ways to readjust the c...Show MoreDigi system assignment.doc14 KB
Recent DiscussionsHow to fix Error(23782): Failed to find an expected reportSolvedQuartus 22.1 and 23.1 Synthesis ErrorConnection bit order between hierarchyCould not link 'vsim_auto_compile.dll' error troubleshooting.Failed to run ip-setup-simulation: