Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

'after' in Timing Simulation tool

I'm create a simple program that simply delays the clock in 10ns. I used: ------------------------------------------------------------ LIBRARY ieee; USE ieee.std_logic_1164.all; USE ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

IIRC, the quartus simulator only does gate level simulations, not code level. Therefore the "after" keyword is thrown away during synthesis as it has no meaning in real hardware.

You will have to use modelsim to see this working.