Forum Discussion
Altera_Forum
Honored Contributor
8 years agoThere is problem with division in fpga. I need as I sad variable frequency. So there are 2 possible ways: make table with tuning words or calculate them.
fclk=400MHz fout=150-400kHz, resolution 100Hz 2500(2^21)tuning words In my experience division doesn't work on fpga.