Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Accessing SDRAM memory on Terasic DE0-Nano board.

I want to use SDRAM memory located on DE0-Nano board using Verilog (without using Nios). I use http://www.altera.com/support/examples/nios2/exm-avalon-mm.html System placed in the QSYS: htt...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Perhaps I should have said that, having reprogrammed your FPGA, you cannot guarantee to read back what you wrote to the FPGA...:)

So, we're back to your original question - why doesn't your code read the correct values. Is that right? I assume that, having used the control panel to write data, you reprogram with your code and hope to see LED activity?