Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

About logic and with bitwise and

In Verilog, we have two types "and", logic and "&&" and bitwise and "&". In the following case: wire [1:0] a; wire b; wire c; assign c = (a==2'b01) && (b==1'b1); assign c = (a==2'b0...