Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

about chip planner in Quartus II

I tried to change the placement and routing by Chip planner, and estimate the delay time. For example, I input a signal to a buffer and then output, the delay time in Chip planner is: after I...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

--- Quote Start ---

I worked with CPLD, MAX II: EPM570T100C5.

And here is my testing:

I used function generator to generate 3.3 V square wave as input to CPLD (here has a T-connector to have the input into scope),

and CPLD output to the scope to have the waveform.

Is my measurement wrong? And have the 15 ns not as my expect delaytime?

--- Quote End ---

Hi ccmkn,

what resolution do you need for your delays ? If I understand you right you are looking for a design which measures the length of a pulse ?

Kind regards

GPK