Altera_ForumHonored Contributor17 years agoabout chip planner in Quartus II I tried to change the placement and routing by Chip planner, and estimate the delay time. For example, I input a signal to a buffer and then output, the delay time in Chip planner is: after I...Show More
Altera_ForumHonored Contributor17 years agoHi, Yes, you can, but in the case you need to see tco report instead of tpd. Regards!
Recent Discussionstiming violation fixQuartus Prime Lite 25.1 License Error - "Unable to checkout a license" (SALT_LICENSE_SERVER)Quartus Prime Pro 26.1 - Where to find Documentation of new Signaltap featuresError (292014): Can't find valid feature line for core SLL_CA_HBC_T001_Hyperbus_Memory_Controller_10Agilex 5 – Critical HSSI Error in JESD204B Example Design