Altera_ForumHonored Contributor11 years ago32-bit adder Carry Look-ahead Hi, I am new to Verilog and I am trying to implement a 32-bit adder Carry Look-ahead, but the output is incorrect. I included the simulation in ModelSim and my verilog code. https://www.alterafo...Show Moressss.bmp218 KB
Altera_ForumHonored Contributor10 years agoI have already solved my problem, but I truly thank you for your reply! :)
Recent Discussionsram retimingReset Release IP for Agilex needs Stratix 10 device files installed!Licensing ‘Know-How’ GuideTiming analysis - long combinational pathInvalid license key (inconsistent authentication code)