Forum Discussion
Altera_Forum
Honored Contributor
11 years ago32-bit adder Carry Look-ahead
Hi, I am new to Verilog and I am trying to implement a 32-bit adder Carry Look-ahead, but the output is incorrect. I included the simulation in ModelSim and my verilog code. https://www.alterafo...
Altera_Forum
Honored Contributor
11 years agoI have already solved my problem, but I truly thank you for your reply! :)