Forum Discussion
No RepliesBe the first to reply
Hi,
I have a 10GBASE-R transceiver designed in verilog and I want to create its Qsys model so that I can use the transceiver toolkit. However, the Qsys library does not have the BASE-R IP Core. Is there another IP Core I am supposed to use that encompasses 10GBASE-R?