Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

10500 VHDL syntax error on my counter design.

Hi, I was wondering if anyone could help me out with solving this error messages. 1 : 10500 VHDL syntax error at coin_reference.vhd(210) near text "then"; expecting ")", or "," 2: 10...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

While we're here though, Im a bit concerned you're using a data output as a clock . You should not use logic as clocks. You should only ever use clocks and use the logic as a clock enable.