Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Yet Another TSE/SGDMA/Simple Socket Server Post

Hello Altera Forums! I have been a long time lurker, and am making my first post. I have been searching for my particular issue, but that has not yielded any specifically useful results. Let me...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

The TSE sets some timing rules used internally, but doesn't provide timing constraints for the I/O pins. You need to provide them yourself.

It looks like Altera use different solutions for different kits ;) but in that case if it works, just use what they did on the kit. You'll probably find the correct timing constraints in the design example too.