Forum Discussion
Altera_Forum
Honored Contributor
15 years agoIt could be a timing problem... do you have timing constraints for the SSRAM interface and does the design meet the timing requirements?
It could be a timing problem... do you have timing constraints for the SSRAM interface and does the design meet the timing requirements?