Forum Discussion

Honored Contributor

15 years ago

Vectored Interrupt Controller implementation

Sorry if this is a basic question, but I couldn't find an answer in the literature or forum. I've implemented a VIC in the SOPC Builder, but after generation I now have a d_irq_to_the_cpu_0 in...

Altera_Forum

Honored Contributor

15 years ago

Did you follow the AN? -- http://www.altera.com/literature/an/an595.pdf

In my work, I've never seen that signal exported to the top so you must be doing something...unique. :-)

Cheers,

- slacker

Forum Discussion

Vectored Interrupt Controller implementation

Recent Discussions

AshlingRISCFree IDE Build system: 'source directory does not appear to contain CMakeLists.txt"

Recommended Quartus Prime Standard Edition for Nios V Development on MAX 10 FPGA (10M25DAF4817G)

Nios-V on Cyclone IV

Debug Know-How: Ashling* RiscFree* NIOS® V debug using Command Line

NIOS SDK SBOM/FOSS info