Forum Discussion

amildm's avatar
amildm
Icon for Contributor rankContributor
4 years ago

Updating NIOS SW without touching FPGA Programmable logic

Hi All, We are rapidly changing the NIOS SW without any changes in FPGA programmable logic. Is there a way to say to Quartus do not to change (do not touch) the FPGA programmable logic at all an...
amildm's avatar
amildm
Icon for Contributor rankContributor
4 years ago

Cool... So, as for the JIC generation, should both SOF and HEX files be the input files?

What actually happens during the JIC file generation? How does it mix the SOF and HEX files?

  • amildm's avatar
    amildm
    Icon for Contributor rankContributor
    4 years ago

    OK, the *.POF is for MAX devices... What's the flow for the *.JIC devices (e.g. Cyclone 10)?

    Should not I deal with a bootloader in order to load two images from FLASH (the first image is for FPGA programming, the second one is for NIOS SW)?