Forum Discussion

Contributor

4 years ago

Updating NIOS SW without touching FPGA Programmable logic

Hi All, We are rapidly changing the NIOS SW without any changes in FPGA programmable logic. Is there a way to say to Quartus do not to change (do not touch) the FPGA programmable logic at all an...

EBERLAZARE_I_Intel

Regular Contributor

4 years ago

Hi,

For example using Nios II Processor Booting from QSPI Flash:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/nios2/edh_ed_handbook.pdf#page=275

If you scroll down 1 page (276), you can see that once you generated the .sof file (Quartus compile), you can reuse the .sopcinfo from the compiled design, and generate the .pof from the .sof.

You can proceed and repeat just from the steps "BSP Editor Settings".

Forum Discussion

Updating NIOS SW without touching FPGA Programmable logic

Recent Discussions

Nios-V on Cyclone IV

Correct way to use mSGDMA with a NIOSV/m processor on a MAX10 FPGA

NIOS SDK SBOM/FOSS info

Unable to load Ashling Riscfree NiosV libraries

University Program IP for NiosV