Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
20 years ago

UART with FIFO Buffer

Need to use UART with FIFO Buffer in SOPC Builder Nios II System:

1> The UART RS232 available in SOPC are without FIFO is it possible to add FIFO by modifying the same UART core

2> If not is there any other SOPC ready UART_FIFO core available as free IP

3> If not is it possible to get estimate of

- LE utilization without Modem Control logic

- Is it necessary to write device driver for the same

- Apprx how much design time it will take to

design HDL UART, device driver for a single person?

Please advice asap. running short of time.

Thanks in Advance

27 Replies

Show More
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    20 years ago

    Dear everyone,

    Who has used the CAL_UART successfully?

    Could you please tell me how to use it in uClinux ?

    Best Regards,

    Fei Wu
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    20 years ago

    Hi Edmund,

    I have the same problem. Could you pls email the file to...

    hootsmon1 at hotmail dot com

    **edited ** Got it now, thanks all
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    19 years ago

    Hi all,

    for information, the cal_uart is not performant unless you make some modifications. Actually, it works correctly in poll mode, not with interrupts. The reason for this is that the interrupts are not generated correctly, and can freeze the system (I use it mainly under uClinux, I don't know the HAL driver very well).

    A first fix to this is to change

    <cal_uart>/uart_pm.pl:l1933:rx_char_ready to rx_not_empty

    This will generate the IRQ properly (regarding to avalon spec), but will not take advantage of the FIFO (IRQ when 1 byte is in the FIFO, which is not optimized). I changed the VHDL to take full advantage of the FIFO, i.e. generate IRQ when FIFO is half full, or every xx ms if a char is present in FIFO.

    All this is explained in the "cal_uart(with fifo) + NIOSserial.c" thread in uClinux forum.

    Hope this helps,

    Regards,

    Pierre-Olivier
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    19 years ago

    http://forum.niosforum.com/work2/style_emoticons/<#EMO_DIR#>/dry.gif what&#39;s wronged in this C file?

    I&#39;m using FIFOed_avalon_uart Opencore

    I can&#39;t transmit throught RS232 with this code using instruction

    fifoed_avalon_uart_write(fp,byte/*Tx Pointer*/,25344);

    (UART&#39;s light is always swithced off)

    FILE* fp;

    fp = fopen ("/dev/fifoed_avalon_uart_0", "w+"); // Read && Write

    int ret;

    if (fp!=NULL)

    {

    printf("\nOpen file");

    ret = fflush(fp);

    if(ret==0)

    printf("\nFlushed file");

    else

    printf("\nNot flushed file");

    //Polling

    int j=0,k=0,z=0,controllo;

    k=((ctrl/4)*(multi));

    z=((ctrl/4)*(multi+1))-1;

    for(j=k ;j<z; j++)

    //fprintf(fp,"%x",byte[j]);

    check=fifoed_avalon_uart_write(fp,byte/*Puntatore dati da Tx*/,25344);

    but it seems i can transmit using (UART&#39;s light is switched on during TX)

    fprintf(fp,"%x",byte[j]);

    ...anyway, the received bytes don&#39;t seems the ones transmitted....What&#39;s up?

    Thanks http://forum.niosforum.com/work2/style_emoticons/<#EMO_DIR#>/sad.gif