TSE_MAC_INIT error

Question

Hi ,
i'm using quartus prime -18.1 version software.while executing NIOS sample socket server application on  Cyclone 10 on my own board .i use msgdma IP  for TX &amp; RX between TSE MAC &amp; SDRAM.   when run as nios hadware,it's giving error like: "TSE_MAC_INIT error".

the nios system with sgDMA can work sucess on cyclone IV  .we changed the FPGA to cyclone 10 LP  with the same sdram and phy schmatic.   I use Simple Socket Server template to build the software in eclipse  and run ,then nios console is like the picture.  i connect my PC to the board's RJ45 and fine configure the IP adress. the ethernet status shows  connected,  but i ping 192.168.1.234 failed.

ericmunyew_c_intel · Answer

Hi, XuMay I know which document are you referring to ?Eric

ericmunyew_c_intel · Answer

Hi, XuMay I know which Cyclone IV board you are using ?Eric

ericmunyew_c_intel · Answer

Hi, XuMAC address is difference between the PHY chip of Cyclone V/IV board and Cyclone 10LP board. You may be need to get the correct MAC address from the Cyclone 10LP board.You may refer to below document on how to get the MAC address:https://www.intel.com/content/dam/altera-www/global/en_US/uploads/9/97/CVE_Nios_II_Simple_Socket_Server_Quick_Reference_Guide.pdfAnd you may need to check the interface between the Cyclone 10LP and the ethernet PHY chip, and the I/O parameters might be different from Cyclone IV/V.For example, the ethernet interface in Cyclone 10LP is 3.3V, but 2.5V in Cyclone IV/V.Cyclone VE development board: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/rm_cve_fpga_dev_board.pdfCyclone 10LP development board:https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-c10-lp-eval-kit.pdfEric

ericmunyew_c_intel · Answer

Hi, XuCan I close this if you have no more inquiry ?Eric

Forum Discussion

TSE_MAC_INIT error

4 Replies

Recent Discussions

Nios-V on Cyclone IV

Nios II IDE File Name too long error

No valid license for Nios processor

Correct way to use mSGDMA with a NIOSV/m processor on a MAX10 FPGA

NIOS SDK SBOM/FOSS info