Forum Discussion

Contributor

5 years ago

Triple Speed Ethernet (TSE) Design Example

I'm attempting to create a TSE using a NIOS-II in a Cyclone V GX. I found a very useful example here: Using Triple-Speed Etherent on DE4 Boards and was able to create and compile the hardware us...

SengKok_L_Intel

Regular Contributor

5 years ago

The C - language source file tse_tutorial.c is given in the design files folder. Since this example is for the university program, as per the link below, please try to submit the request if you need the design file.

https://software.intel.com/content/www/us/en/develop/topics/fpga-academic/support.html

Regards -SK

Forum Discussion

Triple Speed Ethernet (TSE) Design Example

Recent Discussions

Nios-V on Cyclone IV

Nios II IDE File Name too long error

No valid license for Nios processor

Correct way to use mSGDMA with a NIOSV/m processor on a MAX10 FPGA

NIOS SDK SBOM/FOSS info