Altera_ForumHonored Contributor10 years agoTrigonometric functions with FPU Hello, I'm trying to reduce the latency of my arithmetic operations. For that purpose i The CUSTOM FPU INSTRUCTION to my Nios. I've enabled HW and DIV at NIOS2-F. Using this Custom Instructi...Show More
Altera_ForumHonored Contributor10 years agoOk mikedsouze , thank you very much. I'll try your suggestion, i let you know. Best regards,
Recent DiscussionsError generating BSPSolvedNIOS V/m dbg_reset_out signal (Q25.1 Std, MAX10)SolvedWhere is FreeRTOS-Plus-TCP DesignSolvedNIOS-V QSYS Warning Properties (associatedClock) have been set onSolvedDK-DEV-AGI027-RA: JTAG chain broken after Nios V Hello, FPGA recovery fails