the "signed" type i/o in vhd file disapear when i try to add my new component

hi every one; i write my own component in vhd and try to add it in qsys, in the component editor, i and my vhd file and click analyze files, it shows 0 errors and 0 warnings. but in the signal...