Forum Discussion
Altera_Forum
Honored Contributor
14 years agodid you compare the reset and exception addresses between the two cores?
if you are using cache memory on the /s core, disable burst accesses, if it is enableddid you compare the reset and exception addresses between the two cores?
if you are using cache memory on the /s core, disable burst accesses, if it is enabled